



**Innovate Italy**  
**Altera Design Contest 2012**  
**Project Paper Submission Template**

<b>Importance Notice</b>	<p>1) <b>Submission Deadline</b></p> <ul style="list-style-type: none"><li>I) Team Proposal Submission Deadline <b>October 31, 2012</b></li><li>II) Detailed Project Progress Submission Deadline: <b>March 15, 2013</b></li><li>II) Final Project Paper Submission Deadline: <b>March 15, 2013</b></li></ul> <p>*Please log in <a href="http://www.innovateitaly.com">www.innovateitaly.com</a> with your ID number and Submit the paper before the deadline.</p> <p>2) <b>Deliverables:</b> Design Contest participants are required to submit:</p> <ul style="list-style-type: none"><li>I) Team Proposal- Complete <b>Part I</b> before <b>October 31, 2012</b></li><li>II) Detailed Project Progress- <b>Part I ~ Part VII</b></li><li>II) Final Project Paper - <b>All sections should be completed</b></li></ul> <p>3) Altera, the sponsor of the contest, holds the copyright and the usufruct of all the designs and their documents of this contest.</p> <p>4) Each team member should sign and return <b>Innovate Italy 2012 Contest Participant Release Form</b></p>
<p><b>PART I    Design Introduction</b></p> <p>Please give some general information of your design, e.g. purpose of the design, application scope, and targeted users. Please also include a detailed description of why you used Altera FPGA devices to do the design.</p>	
<p><b>PART II    Function Description</b></p> <p>Please give detailed information to show the functionality of your design and how to implement it.</p>	

**PART III Performance Parameters**

Please enumerate some performance parameters that the design needs to reach. If possible, please compare the actual performance realized in your design with the design parameter, and then appraise the function of Altera FPGA devices in the design.

**PART IV Design Architecture**

Please give the system design scheme of your design or both hardware design block diagram and software flow chart.

**PART V Design Methodology**

Please give the detailed description of the implementation method and steps of the design, especially how the design is implemented using the concept of SOPC.

**PART VI Design Features**

Please enumerate the outstanding features of your design and what aspects of Nios helped you to implement them.

**PART VII Conclusion**

What you learned during the design? During this contest, you certainly increased your understanding of Altera FPGA devices and made some conclusions. These conclusions will be useful for others who are learning about Altera FPGA devices or using Altera FPGA devices as reference. Please tell us what you learned during the design.